Comparative Survey of Various Low Power Clock Gating Techniques for ALU Design
نویسنده
چکیده
Background: At present scenario, the frequent and the most fundamental component in low power processor design is Arithmetic and Logic Unit (ALU). Further Power utilization due to clock gated ALU can be noteworthy in high performance systems. In general functionality of the ALU's is a mixture of arithmetic and logic operations which are realized by means of combinational circuits. In attendance to two high-speed and low-power ALU cells designed with an unconventional internal logic structure, CMOS bootstrapped dynamic logic, latch free, latch based and pass-transistor logic styles that lead to have a reduced power-delay product (PDP) and total power utilization. Objective: This paper deals with the design of ALU Clock Gating circuits then its Low Power Arithmetic and Logic Unit that has been developed as part of low power processor design. Results: The comparison among all the ALU and its clocking circuits are reported as having a low PDP, in stipulations of power delay product and power consumption. The proposed logic style improves switching speed by boosting the gate source voltage of transistors along timing-critical signal paths. Conclusion: The proposed method outperforms the conventional counterparts in terms of power consumption and PDF. This style helps to minimizes power operating cost by allowing a single boosting circuit to be shared by complementary outputs. Post-layout simulations show that the proposed ALU's outperform existing counterparts.
منابع مشابه
Power Analysis and Implementation of the 8 - bit Toggle Clock Gated ALU
Power dissipation is major drawback in the digital sequential circuit design of low power electronic devices. Clock signal is one input which is common for all the sequential circuits. The clock signal has major power dissipation at high frequencies. The clock gating technique can be implemented at architectural level to reduce the power dissipation at dynamic and clock power level. Aim of this...
متن کاملAutomated Design Techniques for Low-Power High-Speed Circuits On a Self-Configuring 64-bit Wallace Tree Multiplier
This paper presents techniques to reduce power consumption in arithmetic logic units (ALUs) while improving performance. This ultimate paradigm in design takes advantage of varying input widths to enable evaluation with partial ALU activation. We will demonstrate partial ALU evaluations have shorter critical paths; this thus enables us to increase clock speed. Shorter clock time means the circu...
متن کاملClock Gating and Precomputation Based Low Power ALU Design
Power reduction in dynamic circuits became an important factor today. In this thesis, we designs an ALU using the popular power reduction techniques named clock gating and precomputation based sequential logic optimization for low power . It reduces the power consumption by reducing the dynamic switching power. Power reduction deals with synthesis, design at circuit level and placement and rout...
متن کاملHardware Architecture of Low-Power ALU using Clock Gating
With the scaling of technology, need for high performance and more functionality, power dissipation becomes a major bottle neck for microprocessor systems design, because clock power can be significant in high performance systems. We propose a low power ALU for high performance systems, which make use of clock gating to reduce clock power. This low-power ALU based on the observation that while ...
متن کاملA Review on Clock Gating Methodologies for power minimization in VLSI circuits
This research paper gives the introduction of the various clock gating techniques. It also provides the basic clock gating principles, benefits, limitations and enhancements in traditional clock gating scheme. Also it provides the details of parameters which can affect the implementation of the clock gating. As clock signal having great source of power consumption and this is a critical problem...
متن کامل